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Decade long research in 1D nanowire field effect transistors (FET) shows although it has ultra-low off-state
leakagecurrentandasingledeviceusesaverysmallarea,itsdrivecurrentgenerationperdeviceisextremely
low.Thusitrequiresarraysofnanowirestobeintegratedtogethertoachieveappreciableamountofcurrent
necessaryforhighperformancecomputationcausinganareapenaltyandcompromisedfunctionality. Here
we show that a FET with a nanotube architecture and core-shell gate stacks is capable of achieving the
desirableleakagecharacteristicsofthenanowireFETwhilegeneratingamuchlargerdrivecurrentwitharea
efficiency. The core-shell gate stacks of silicon nanotube FETs tighten the electrostatic control and enable
volume inversion mode operation leading to improved short channel behavior and enhanced performance.
Ourcomparativestudyisbasedonsemi-classicaltransportmodelswithquantumconfinementeffectswhich
offers new opportunity for future generation high performance computation.
T
hecontinueddemandforultra low-powerandenhanced highperformance computationaldevices hasbeen
the driving catalyst for the continued scaling of metal oxide semiconductor field effect transistors
(MOSFETs). Today’s personal computers (PCs) utilize planar transistors with gate length of 22 nm or
below. However, in this pursuit of smaller and faster devices, leakage current originated power dissipation has
been increasing at an alarming rate. Physical constraints in achieving ultra-small dimensions in classical planar
transistors ledtheirevolutiontoanon-planar 3Dmultiplegatefieldeffecttransistors(MugFETs). Thisisevident
from semiconductor giant Intel Corporation `s decision to start incorporating tri-gate FETs at the 22 nm node in
2011
1. Based on the current research focus of industry and academia, it is evident that the future of transistors
sustains in 3D multiple gate device topologies
2 (Figure 1). Presently, the gate-all-around nanowire FET (GAA
NWFET) is hailed as the ultimate short channel device for future device technology. Due to its ultra-scaled
dimensions (diameter # 10 nm) and superior gatecontrol, a NWFET experiences reduced short channel effects,
low leakage current and steep sub-threshold slope (SS). This makes them highly attractive for low power
applications.Butatthesametime,theachievabledrivecurrentfromasingleNWFETisinthefewmicro-amperes
(mA) range. Thus, without any sort of array or stacking, their usage becomes impractical for high-performance
computation
3,4. Configurations such as the crossbar array for logic decoders and memory applications have been
demonstrated by several groups in the recent past
5,6.
To reach an optimum balance between high performance and low power, we show that nanotube architecture
for silicon has a competitive edge over their nanowire architecture counterpart. Here, a very thin (channel
thickness) and hollow cylindrical silicon is controlled by an inner core gate and outer shell gate (Figure 2).
Whenthesetwogatesaresymmetricallybiasedandundersufficientdrainbias,theentirenanotubebodybehaves
as the channel thereby enabling volume inversion as opposed to surface inversion in classical transistors and
much like that in GAA NWFETs
7,8. A brief explanation of the underlying physics is done in the subsequent
section. Benefits from such a device are an increased drive current, steeper sub-threshold swing, reduced leakage
current, short channel effects and surface scattering effects. The silicon nanotube FET (NTFET, SiNT) under
consideration is a p-channel device. Its performance is compared to p-type silicon GAA NWFET. Through
simulations, we show the competitive advantages of nanotube architecture in a Si PMOSFET over alternative
nanowire architecture of GAA NWFETs. In the well known case of classical planar transistor, during inversion
mode, a sheet of charges is formed at the interface beneath the gate. These inversion layers consist of charges
distributed in a Gaussian fashion with a peak below the interface and trailing off into the bulk. Only the charges
near the interface have sufficient energy to contribute to the total output drain-source current. In multiple gate
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SCIENTIFIC REPORTS | 2 : 475 | DOI: 10.1038/srep00475 1devices such as the GAA NWFETs charge carriers are under tight
electrostatic control owing to the wrap around gate. This control is a
direct function of the diameter of the nanowire. A large diameter
nanowire effectively introduces surface inversion layers whereas
smaller diameter nanowires enable volume inversion operation. In
terms of carrier energy, smaller diameter nanowires allow higher
energy quantization. In terms of band theory, volume inversion
causes low energy bands to interact with each other thereby raising
Figure 2 | 3DillustrationoftheSiliconNanotubeFieldEffectTransistor(NTFET). Theproposeddevicehasaninnercoreandoutershellgatestackwith
vertical self-aligned source, drain regions and extremely steep junctions at the channel interfaces achievable through in-situ doping. Due to its unique
architecture, the channel material can be replaced with epitaxially grown SiGe and other high mobility III–V materials.
Figure 1 | EvolutionoftheFieldEffectTransistor(FET)Architecture. Thesinglegateclassicalplanartransistortopologydominatedlogicandmemory
applicationstillthe32 nmtechnologynode.Withincreasinggateandoff-stateleakagecurrentsaswellasothereffectsassociatedwithultrashortchannel
devices,theclassicaltransistorsufferedfrommassiveamountsofheatdissipation.High-Kdielectricandmetalgatestackshelpedalleviatethegateleakage
problem beyond the 45 nm technology node but it was evident a dramatic change in the device architecture was needed beyond the 32 nm technology
node. This lead to the evolution of multiple gate topology in ultra-thin bodies.
www.nature.com/scientificreports
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the surface and move deeper into the volume. Since controlling the
diameter of the nanowire determines the operation regime (volume
or surface), ultra-small nanowires (with diameter less than or equal
to 10 nm) exhibit extremely low leakage and reduced short channel
effects at the expense of reduced drive current. This is reversed for
larger diameter nanowires (greater than 20 nm).
Evenwithallofthesebenefits,thedrivecurrentfromsinglesilicon
nanowiresaresignificantlylowerthanclassicalplanartransistorsdue
toconstricted (cross-sectional) dimensions. Assuch,GAA NWFETs
are being aimed at ultra-low power logic operations owing mostly
due to their appreciably low leakage current (Ioff) and near-ideal
turn-on characteristics (subthreshold-swing (SS)). However, to use
GAA NWFETs in the high performance (HP) regime, an array of
themneedstobestackedtogetherinagateallaround(GAA)fashion.
This consumes chip area and counters the benefit of having high
density and high-performance (larger transistor count to available
chip area and achievable performance). But above all, the most com-
mon problem with GAA NWFETs is their fabrication and integ-
ration. Most nanowire FETs demonstrations till today have utilized
nanowires synthesized by catalyst based bottom up synthesis tech-
niquessuchasvapor-liquid-solid(VLS)growthandasoftodaythere
are no robust and repeatable techniques for their precise alignment
and positioning. Nonetheless, recent efforts have shown demonstra-
tions of top down nanowires incorporated into aligned arrays by
SNAP or self-limited oxidation techniques
9,10. Current logic applica-
tions are split into high performance (HP), low operating power
(LOP) and low standby power (LSTP) computing groups. The high
performance applications (mainly high performance computation)
giveahigherprioritytotheoutputdrivecurrentandswitching-speed
achievable from highly dense ICs. On the other hand, in order to
limit power consumption such as in mobile and handheld gadgets,
LOP and LSTP focus on low operational supply voltages, reducing
leakage current, steep sub-threshold swing and minimized short
channeleffects.Theconceptofann-typesiliconnanotubefieldeffect
transistor (n-SiNT) has been introduced as a compromise between
the HP, LOP and LSTP regime
11. In this work we show the universal
impact of such nanotube architecture for silicon p-type FETs as an
alternative to their nanowire architecture FETs.
Results
In order to check the viability of the p-type NTFET as a promising
technologyusingsiliconasthechannelmaterial,the cylindricaldou-
ble gate architecture (Figure 2) is simulated using a combination of
classical drift-diffusion transport models in conjunction with quant-
ization models to account for confinement/quantization effects aris-
ing in ultra short channel devices. The simulated device consists of
heavily doped (constant Boron doping of 10
20 cm
23) silicon source
and drains with a thin intrinsic hollow cylindrical body which serves
asthesiliconnanotubechannel.ThisSi,100.orientednanotubeis
sandwiched between an inner core gate and outershell gate. The two
vertical gate stacks consist of a mid-band gap metal gate and nitride
dielectric layer. An EOT of 0.5 nm is utilized for the simulations. In
order to simulate the ultra short channel silicon NTFET a semi-
classicaltransportmodelisusedwherequantumconfinementeffects
are taken into consideration. The transfer characteristics (Id-Vg)o fa
20 nmgate(channel)length(Lg),10 nmthick(channelthickness)p-
type silicon NTFET alongside its n-type counterpart shows that sil-
icon p-type NTFET has a non-normalized output drive current of
0.4 mA, while the output drive from the n-type is almost 0.7 mA
(Figure 3). Since a classical drift-diffusion carrier transport model
was utilized, effects such as velocity overshoot common in high
electric field ultra-short channel device are ignored. Assuming the
energy-balance transport model predicts a higher output drive cur-
rentfromthesiliconn-typeNTFET(,0.965 mA).Wealsocompare
thenormalizedId-Vgcharacteristicsofa10 nmthick(channelthick-
ness)p-FETSiNT,a1mmwideclassicalPMOSplanartransistorand
a20 nmdiameterp-typeGAANWFET,allatagatelength of20 nm
(Figure 4). Current normalizations are done by width, circumfer-
ence,andaverage(ofinnerandouter)circumference fortheclassical
Figure 3 | Id-Vg characteristics of a Silicon Nanotube Transistor. The simulations on the intrinsic device predict a 0.6 mA drive current for the n-FET
andabout0.4 mAdrivecurrentforthep-FET,wherethenanotubethicknessis10 nmwithaninnercoregatediameterof100 nmandachannellengthof
20 nm.Inadditiontothis,boththedeviceshavenearsymmetriclowsub-thresholdswingsandoff-stateleakagecurrents.Abovesimulationsutilizedrift-
diffusion transport with density-based quantum confinement effects.
www.nature.com/scientificreports
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clear thata planarPMOS has ahigher off-state leakage current, large
SS and a low on-off current ratio. Compared to this, the GAA NW
has the ultimate off-state current, steep SS and a relatively large on-
off current ratio. However, the normalized on-current is more than
half an order of magnitude lower than the planar PMOS case. The
10 nm thick NTFET combines the advantage of high drive current
with superior off-state characteristics. The above Id-Vg characteris-
tics are obtained by solving the energy balance transport equation in
all three devices instead of the traditional drift-diffusion physics.
Figure 4 | Best of both worlds - benefits of the nanotube architecture. Shown above are the normalized performance curves which clearly indicate how
the nanotube architecture can combine high performance (Ion) with low power (Ioff) and excellent short channel effects that are comparable to a single
gate-all-around (GAA) nanowire. Above simulations replace classical drift-diffusion with an energy-balance transport model with density-based
quantum confinement effects. The current normalizations are done by circumference, average (of the inner and outer) circumference and width of the
nanowire, nanotube and the planar FET device respectively.
Figure 5 | Effect of volume inversion in a silicon nanotube transistor. Lower nanotube thickness (,10 nm) merges interface-localized carrier profiles
causing nearly uniform velocity and mobility distribution throughout the nanotube resulting inbetter off-state leakage control and suppression of short
channel effects.
www.nature.com/scientificreports
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The well-known phenomenon of volume inversion is a very import-
ant aspect of the NTFET as discussed earlier. Thinning down the
silicon nanotube greatly enhances charge controllability. Because of
theunderlying physicsdescribed intheprevioussection, thechannel
of charge carriers is localized within the bulk of the nanotube away
from dielectric/semiconductor interfaces (Figure 5). This enhances
mobility by reducing the interface-scattering. At the same time, the
steep doping profiles at the source/channel and drain/channel junc-
tionscreateextremelysteepenergygradientsthatallowcarrierstobe
injected with a very large thermal velocity that can approach the
ballistic regime. As with a real device, there is always bound to be
scattering-events that will tend to reduce mobility. So in the silicon
NTFET as well, an interplay will occur between velocity dominated
and mobility dominated charge transport. This can be easily under-
stood by an intuitive drive expression:
Id,sat<bCinv Vsg{ Vt jj

Wvtz 1{b ðÞ mpCox
W
2L
Vsg{ Vt jj
 2
Where, vt and mp are the thermal injection velocity and mobility of
thecarriers,W,Larethedevicedimensionsandbisthecoefficientof
ballisticity with values between 0 and 1. Our study confirms that as
the nanotube becomes thinner, there is more control on the channel
(Figure5).Morethanthedrivecurrent,thisenhancedcontrollability
hasamoreprofoundeffectontheleakagecurrent(Ioff),subthreshold
slope (SS) and short channel effects (please see Supporting Figures
S1, S2, S3). On the other hand maximum achievable drive current
(Ion) is affected by both the nanotube `s radii and the thickness (of
the channel). By using precise in-situ doping processes
12,13 and the
unique architecture of the silicon NTFET, extremely steep junctions
and hence the b parameter can be controlled. This way, the silicon
NTFET provides an excellent test vehicle to carry out ballistic per-
formance studies using not only silicon but high mobility epitaxially
grown channel materials based nanotubes for high performance
computation.
The GAA NWFET is perhaps hailed as the best and most prom-
ising device in terms of ultimate electrostatic charge control, small
Table 1 | State of the art top-down PMOS GAA nanowire FETs
Ref Ion Idrive Ioff Ion/Ioff SS DIBL Vdd
DNW
(TNW)W NW xH NW Lg
This Work 1.77 mA/mm 0.611 mA 53.5 nA/mm .1E15 79 mV/dec 83 mV/V 21 V 10 nm 20 nm
[17] 1.534 mA/mm 2.7 nA/mm .1E15 78 mV/dec 86 mV/V 21V 8n m 2 5n m
[18] 0.38 mA/mm6 mA 0.038 nA/mm ,1e17 66 mV/dec 40 mV/V 21.2 V 5 nm 300 nm
[19] 1.054 mA/mm 6.4 nA/mm .1E15 86 mV/dec 133 mV 21 V 13 nm 10 nm
[20] 0.55 mA/mm2 2 mA 550 nA/mm ,1e16 70 mV/dec 62 mV/V 21 V 10 nm320 nm 65 nm
Ion and Ioff are the normalized on-state and off-state currents. Idrive is the non-normalized on-state current. SS, DIBL, Vdd,L g are the sub-threshold swings, drain-induced-barrier-lowering, supply voltage and
gatelengthrespectively.DNW(TNW), WNW,H NWare thediameter(thickness), cross-sectionalwidth andheight ofthe nanowire respectively.Thedrivecurrent from[17] and[18] iscollectivelydrawnfrom
arrays of 2, 3 nanowires respectively.
Figure 6 | Non-normalized performance advantage of the nanotube architechture. The above Id-Vg curve indicates that a single 10 nm thick silicon
nanotube is capable of 10x drive current improvement compared to a single GAA nanowire while maintaining a higher sub-threshold swing and a
comparable off state leakage current.
www.nature.com/scientificreports
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in the preceding sections, the same benefit of small dimensions is
responsible for its very low non-normalized output drive current.
Most demonstrations tend to showcase the drive from the NWs
using diameter based current normalization. Although this may
led to impressive results, the question of total drive per unit chip
area is usually not considered. This is an important figure of merit as
it gives a pragmatic perspective into how much raw output drive can
actually be achieved per device footprint when all things such as
contact sizes, device-device isolation are considered. It is usually
the case where contacts usually occupy a larger chip real-estate than
the device itself. This ultimately counters the benefit of having small
nanowire devices. Besides this, the total non-normalized output
drive current from a single GAA NWFET is at least 1–2 orders of
magnitude lower than current planar CMOS transistors. To boost
this up, GAA NWFETs need to be stacked into arrays (Figure 1)
which in turn brings additional lithographic and processing chal-
lenges especially when the nanowires are synthesized by bottom up
techniques
14,15. Table 1 presents some of the recent efforts in top
down gate-all-around nanowire technology.
In the current realm of electronics, it is highly desirable to have a
device that combines the superior electrostatic control of the GAA
NWFET and the high drive current of planar CMOS all the while
consuming minimum chip real estate. Based on the simulation
results discussed previously, we foresee the NTFET as such a device.
From Figure 6, the non-normalized output drive current (ISiNT)o fa
single 20 nm gate length and 10 nm thick pMOS NTFET (p-Si
source/intrinsic Si channel/p-Si drain) is nearly 0.611 mA. This
NTFET has an inner core gate diameter of 100 nm. To compare this
to a similar GAA NWFET, we need to consider a nanowire with a
diameterof20 nm.Fromthis,atotalnon-normalizedoutputdriveof
50 mA (simulated) is achievable. Quantitatively, this means that the
outputdrivefromsingle p-typesiliconNTFET is equaltothatof 13x
GAANWFETs. Ofcourse, one mightarguethat theoff-state leakage
current is much lower in a single GAA NWFET than the NTFET. A
simple additive analysis shows:
Non-normalized off-state leakage from a single p-GAA NWFET
, 14.3 nA.
Non-normalized off-state leakage from a single p- NTFET
, 18.5 nA
In an array of GAA NWFETs, since both Ion and Ioff are additive,
the total non-normalized off-state leakage current from 13 p-type
GAA NWFET will be 186 nA (13314.3 nA). So theoretically, the
NTFET is capable of providing an output drive equal to 13 p-type
GAA NWFETs at the same time having a leakage current compar-
able to that of a single GAA NWFET.
From a chip-area perspective, consider the array of vertically
stacked GAA NWFETs (Figure 7). The parameter f (5 nm), l
(70–80 nm) and W (20 nm) are the minimum contact-gate pitch,
minimum device-device pitch and minimum contact width respect-
ively for a pMOS device at the 15 nm technology node
16. So theoret-
ically,13nanowiresneedtobestackedinthegate-all-aroundfashion
toachieveadrivecurrentofasinglesiliconnanotubeFET(havingan
inner core gate diameter of 100 nm). Now to compare one silicon
Figure 7 | AreaefficiencybenefitsofthenanotubearchitectureforFieldEffectTransistor(FET). Asingle10 nmthicknanotubeiscapableofproviding
an output drive current equal to that of thirteen vertically stacked GAA nanowires, while maintaining comparable leakage current and short channel
effectsandoccupyingjust11%ofthetotalareaoccupiedbynanowires.Inthecaseofthelaterallystackednanowires, theNTFEToccupiesapproximately
15 % of the total area occupied by thirteen (800 nm long) nanowires in a lateral array. For illustration purposes, only 4 nanowires are shown in both the
lateralandverticaltopology.Allthedeviceshaveagatelengthof20 nm.Dcore,T NT,T shellaretheinnercoregatediameter,nanotubethickness,outershell
gate thickness with values of 100 nm, 10 nm and 50 nm respectively for area comparison purposes. The effective device radius, r2 is given by
(Dcore/2 1 TNT 1 Tshell).
www.nature.com/scientificreports
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back-gatedsourcecontact.Forrelaxedprocessingconstraints,acon-
tact width (W) of 300 nm is considered. The total contact area per
unit length consumed by 13 nanowires based on the 15 nm techno-
logy node parameters gives:
ANW norm~13| lzzz2|W ðÞ *8:775 mm
The equivalent normalized contact area consumed by a silicon
nanotube transistor can be calculated as:
ANW norm~1| lzzz3|W ðÞ *0:975 mm
Taking the ratio of thetwo normalized contact areas gives a value of
approximately 11% (0.975 mm/ 8.775 mm). To sum up, a single 20 nm
gate length, 10 thick p-FET silicon nanotube transistor is capable of
providing the output drive current of approximately 13 nanowires
(20 nm diameter) in a gate-all-around configuration while maintain-
ing an off-state leakage current similar to that of a single 20 nm
diameter NWFET. At the same time the NTFET occupies a contact
area equivalent to just around 11% of that occupied by the 13 GAA
NWFETs.
To compare the NTFET with a lateral array of GAA NWFETs, we
need to consider the effective area footprint occupied by the 13
nanowires and a single nanotube. In the case of laterally stacked
GAA NWFETs (Figure 7), using data from Hashemi et al.
21,i fw e
assume a nanowire pitch (l) of 4 nm and nanowire physical length
(Lphys) of 800 nm and diameters (DNW) of 20 nm, simple math
indicates that the total area occupied by 13 nanowires in the lateral
array is approximately;
ANW~Lphys| 13{1 ðÞ |lz13|DNW ½  ~0:25 mm2
For the case of a single nanotube;
ANT norm~y | r2
2~0:038 mm2
The total non-normalized area occupied by the nanotube is about
0.038mm
2withthedimensionsgiveninFigure7.Takingtheratiosof
the areas indicates that a single nanotube occupies an area of 15%
compared to 13 (800 nm long) laterally stacked GAA nanowires.
So to answer the question in the title, yes we believe the nanotube
architectureismoreadvantageousthanthenanowirearchitecturefor
both n and p-type silicon FET. And hence we show a very promising
alternative for future device technology as it aims to bridge the gap
between high performance and low power operating regimes unlike
GAA NWFETs.
Methods
All simulations are carried out from a purely physics based and dimensionality
perspective. For simplicity, certain physics such as gate-oxide tunneling, substrate
leakage and contact sheet resistance are not included orare not changed from default
conditions (please see supporting information for detail).
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